View X9271UV14IZ-27T1_8638629.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 fn8174.4 caution: these devices are sensitive to electrostatic discharge; follow proper ic handling procedures. 1-888-intersil or 1-888-468-3774 | copyright intersil americas llc 2005, 2011, 2014. all rights reserved intersil (and design) and xdcp are trademarks owned by intersil corporation or one of its subsidiaries. all other trademarks mentioned are the property of their respective owners. x9271 single supply/low powe r/256-tap/spi bus single, digitally controlled (xdcp?) potentiometer the x9271 integrates a single, digitally controlled potentiometer (xdcp?) on a m onolithic cmos integrated circuit. the digitally controlled potent iometer is implemented by using 255 resistive elements in a series array. between each element are tap points connected to the wiper terminal through switches. the position of the wiper on the array is controlled by the user through the spi bus interface. the potentiometer has associated with it a volatile wiper counter register (wcr) and four nonvolatile data registers that can be directly written to and read by the user. the contents of the wcr control the position of the wiper on the resistor array though the switches. power-up recalls the contents of the default data register (dr0) to the wcr. the xdcp can be used as a three-terminal potentiometer or as a two-terminal variable resistor in a wide variety of applications including control, parameter adjustments, and signal processing. features ? 256 resistor taps ? spi serial interface for write, read, and transfer operations of potentiometer ? wiper resistance, 100 typical at v cc = 5v ? 16 nonvolatile data registers ? nonvolatile storage of multiple wiper positions ? power-on recall; loads saved wiper position on power-up ? standby current <3a max ?v cc = 2.7v to 5.5v operation ?50k end-to-end resistance ? 100-yr data retention ? endurance: 100,000 data changes per bit per register ? 14-lead tssop ? low-power cmos ? pb-free plus anneal available (rohs compliant) functional diagram 50k r h r l r w pot v cc v ss spi bus power-on recall wiper counter register (wcr) data registers 16 bytes interface bus interface and control address data status write read transfer inc/dec control 256 taps data sheet july 18, 2014
2 fn8174.4 july 18, 2014 submit document feedback pin configuration x9271 14 ld tssop top view ordering information part number ( notes 2 , 3 ) part marking v cc limits (v) potentiometer organization (k ) temp. range (c) package pb-free pkg. dwg. # x9271uv14iz ( note 1 ) x9271 uvzi 5 10% 50 -40 to +85 14 ld tssop (4.4mm) m14.173 x9271uv14z ( note 1 ) x9271 uvz 5 10% 50 0 to +70 14 ld tssop (4.4mm) m14.173 x9271uv14iz-2.7 x9271 uvzg 2.7 to 5.5 50 -40 to +85 14 ld tssop (4.4mm) m14.173 x9271uv14iz-2.7t1 x9271 uvzg 2.7 to 5.5 50 -40 to +85 14 ld tssop (4.4mm) m14.173 x9271uv14z-2.7 x9271 uvzf 2.7 to 5.5 50 0 to +70 14 ld tssop (4.4mm) m14.173 x9271uv14z-2.7t1 x9271 uvzf 2.7 to 5.5 50 0 to +70 14 ld tssop (4.4mm) m14.173 notes: 1. add ?-t*? suffix for tape and reel. please refer to tb347 for details on reel specifications. 2. these intersil pb-free plastic packaged produc ts employ special pb-free material sets , molding compounds/die attach materials , and 100% matte tin plate plus anneal (e3 termination finish , which is rohs compliant and compatible with both snpb and pb-free soldering opera tions). intersil pb-free products are msl classified at pb -free peak reflow temperatures that m eet or exceed the pb-free requirements of ipc/jedec j std-020. 3. for moisture sensitivity level (msl), please see device information page for x9271 . for more information on msl please see tech brief tb363 . v cc r l v ss 1 2 3 4 5 6 78 14 13 12 11 10 9 a0 r w sck cs r h s0 nc si hold wp a1 pin descriptions pin number pin name function 1soserial data output 2 a0 device address 3 nc no connect 4cs chip select 5 sck serial clock 6 si serial data input 7v ss system ground 8wp hardware write protect 9 a1 device address 10 hold device select. pause the serial bus. 11 r w wiper terminal of potentiometer 12 r h high terminal of potentiometer 13 r l low terminal of potentiometer 14 v cc system supply voltage x9271
3 fn8174.4 july 18, 2014 submit document feedback detailed functional diagram circuit-level applications ? vary the gain of a voltage amplifier. ? provide programmable dc reference voltages for comparators and detectors. ? control the volume in audio circuits. ? trim out the offset voltage error in a voltage amplifier circuit. ? set the output voltage of a voltage regulator. ? trim the resistance in wheatstone bridge circuits. ? control the gain, characteristic frequency, and q-factor in filter circuits. ? set the scale factor and zero point in sensor signal conditioning circuits. ? vary the frequency and duty cycle of timer ics. ? vary the dc biasing of a pin diode attenuator in rf circuits. ? provide a control variable (i, v, or r) in feedback circuits. system-level applications ? adjust the contrast in lcd displays. ? control the power level of led transmitters in communication systems. ? set and regulate the dc biasing point in an rf power amplifier in wireless systems. ? control the gain in audio and home entertainment systems. ? provide the variable dc bias for tuners in rf wireless systems. ? set the operating points in temperature control systems. ? control the operating point for sensors in industrial systems. ? trim offset and gain errors in artificial intelligence systems. r 0 r 1 r 2 r 3 wiper counter register (wcr) r h r l data r w interface and control circuitry v cc v ss bank 0 r 0 r 1 r 2 r 3 bank 1 r 0 r 1 r 2 r 3 bank 2 r 0 r 1 r 2 r 3 bank 3 12 additional nonvolatile registers 3 banks of 4 registers x 8 bits cs sck a0 so si hold wp a1 control 256 taps 50k power-on recall x9271
4 fn8174.4 july 18, 2014 submit document feedback pin descriptions bus interface pins serial output (so) the serial output (so) is the serial data output pin. during a read cycle, data is shifted out on this pin. data is clocked out by the falling edge of the serial clock. serial input (si) the serial input (si) is the serial data input pin. all operational codes, byte addresses, and data to be written to the potentiometers an d potentiometer registers are input on this pin. data is latched by the rising edge of the serial clock. serial clock (sck) the serial clock (sck) input is used to clock data into and out of the x9271. hold (hold ) hold is used in conjunction with the cs pin to select the device. once the part is selected and a serial sequence is under way, hold may be used to pause the serial communication with the controller without resetting the serial sequence. to pause, hold must be brought low while sck is low. to resume communication, hold is brought high, again while sck is low. if the pause feature is not used, hold should be held high at all times. cmos level input. device address (a1 - a0) the device address (a1 - a0) inputs are used to set the 8-bit slave address. a match in the slave address serial data stream must be made with the address input in order to initiate communication with the x9271. chip select (cs ) when chip select (cs ) is high, the x9271 is deselected, the so pin is at high impedance and (unless an internal write cycle is under way) the devic e is in standby state. cs low enables the x9271, placing it in the active power mode. it should be noted that after a power-up, a high to low transition on cs is required prior to the start of any operation. potentiometer pins r h , r l the r h and r l pins are equivalent to the terminal connections on a mechanical potentiometer. r w the wiper pin (r w ) is equivalent to the wiper terminal of a mechanical potentiometer. supply pins system supply voltage (v cc ) and supply ground (v ss ) the system supply voltage (v cc ) pin is the system supply voltage. the supply ground (v ss ) pin is the system ground. other pins hardware write protect input (wp ) the hardware write protect input (wp ) pin, when low, prevents nonvolatile writes to the data registers. no connect no connect pins should be left floating. these pins are used for intersil manufacturi ng and testing purposes. principles of operation device description serial interface the x9271 supports the spi interface hardware conventions. the device is accessed via the si input with data clocked in on the rising sck. cs must be low and the hold and wp pins must be high during the entire operation. the so and si pins can be co nnected together, since they have three-state outputs. this can help to reduce system pin count. array description the x9271 is composed of a resistor array ( figure 1 ). the array contains the equivalent of 255 discrete resistive segments that are connected in series. the physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (r h and r l inputs). at both ends of each array and between each resistor segment is a cmos switch connected to the wiper (r w ) output. within each individual array, only one switch may be turned on at a time. these switches are controlled by a wiper counter register (wcr). the eight bits of the wcr (wcr[7:0]) are decoded to select, and enable, one of 256 switches ( table 1 ). power-up and power-down recommendations there are no restrictions on the power-up or power-down conditions of v cc and the voltages applied to the potentiometer pins, provided that v cc is always more positive than or equal to v h , v l , and v w ; i.e., v cc ? v h , v l , v w . the v cc ramp rate specification is always in effect. x9271
5 fn8174.4 july 18, 2014 submit document feedback device description wiper counter register (wcr) the x9271 contains a wiper counter register (wcr) for the dcp potentiometer. the wcr can be envisioned as an 8-bit parallel and serial load counter, with its outputs decoded to select one of 256 switches along its resistor array ( ta b l e 1 ). the contents of the wcr can be altered in four ways: 1. it can be written directly by the host via the write wiper counter register instruction (serial load). 2. it can be written indirectly by transferring the contents of one of four associated data registers via the xfr data register instruction (parallel load). 3. it can be modified one step at a time by the increment/ decrement instruction. 4. it is loaded with the contents of its data register zero (dr0) upon power-up. the wcr is a volatile register; that is, its contents are lost when the x9271 is powered down. although the register is automatically loaded with the value in dr0 upon power-up, this may be different from th e value present at power-down. power-up guidelines are recommended to ensure proper loading of the r0 value into the wcr. the dr0 value of bank 0 is the default value. data registers (dr3?dr0) the potentiometer has four 8-bi t nonvolatile data registers. these can be read or writt en directly by the host ( ta b l e 2 ). data can also be transferred between any of the four data registers and the associated wcr. all operations changing data in one of the data registers are nonvolatile operations and take a maximum of 10ms. if the application does not r equire storage of multiple settings for the potentiometer, the data registers can be used as regular memory locati ons for system parameters or user preference data. bits [7:0] are used to store one of the 256 wiper positions or data (0 ~255). status register (sr) the 1-bit status register is us ed to store the system status ( table 3 ). wip: write in progress st atus bit; read only. ? wip = 1 indicates that a hi gh-voltage write cycle is in progress. ? wip = 0 indicates that no hi gh-voltage write cycle is in progress . serial data path from interface circuitry register 0 register 1 register 2 register 3 serial bus input parallel bus input counter register inc/dec logic up/dn clk modified sck up/dn r h r l r w 8 8 c o u n t e r d e c o d e if wcr = 00[h] then r w = r l if wcr = ff[h] then r w = r h wiper (wcr) bank_0 only (dr0) (dr1) (dr2) (dr3) figure 1. detailed potentiometer block diagram table 1. wiper counter register, wcr (8-bit), wcr[7:0]: used to store current wiper position (volatile, v) wcr7 wcr6 wcr5 wcr4 wcr3 wcr2 wcr1 wcr0 vvvvvvvv (msb) (lsb)
6 fn8174.4 july 18, 2014 submit document feedback . device description instructions identification by te (id and a) the first byte sent to the x9271 from the host, following a cs going high to low, is called the identification byte. the most significant four bits of the slave address are a device type identifier. the id [3:0] bit is the device id for the x9271; this is fixed as 0101[b] ( table 4 ). the a1 - a0 bits in the id byte are the internal slave address. the physical device address is defined by the state of the a1 - a0 input pins. the slave address is externally specified by the user. the x9271 compares the serial data stream with the address input state; a su ccessful compare of both address bits is required for the x9271 to successfully continue the command sequence. only the device for which slave address matches the incoming device address sent by the master executes the instruction. the a1 - a0 inputs can be actively driven by cmos input signals or tied to v cc or v ss . instruction byte (i[3:0]) the next byte sent to the x927 1 contains the instruction and register pointer information. th e three most significant bits are used to provide the instruction operation code (i[3:0]). the rb and ra bits point to one of the four data registers. p0 is the pot selection; since the x9271 is single pot, p0 = 0. the format is shown in table 7 . register bank selection (r1, r0, p1, p0) there are 16 registers organized into four banks. bank 0 is the default bank of registers. only bank 0 registers can be used for the data register to wiper counter register operations. banks 1, 2, and 3 are additional banks of registers (12 total) that can be used for spi write and read operations. the data registers in banks 1, 2, and 3 cannot be used for direct read/write operations to the wiper counter register ( tables 5 and 6 ). table 2. data register, dr (8-bit), dr[7:0]: used to store wiper positions or data (nonvolatile, nv) bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 nv nv nv nv nv nv nv nv msb lsb table 3. status register, sr (wip is 1-bit) wip (lsb) table 4. identification byte format device type identifier set to 0 for proper operation internal slave address id3 id2 id1 id0 0 0 a1 a0 0101 (msb) (lsb) table 5. register selection (dr0 to dr3) rb ra register selection operations 0 0 0 data register read and write; wiper counter register operations 0 1 1 data register read and write; wiper counter register operations 1 0 2 data register read and write; wiper counter register operations 1 1 3 data register read and write; wiper counter register operations table 6. register bank selection (bank 0 to bank 3) p1 p0 bank selection operations 0 0 0 data register read and write; wiper counter register operations 0 1 1 data register read and write only 1 0 2 data register read and write only 1 1 3 data register read and write only table 7. instruction byte format instruction opcode register selection register bank selection for sp1 register write and read operations) potentiometer selection (wcr selection) ( note 4 ) i3 i2 i1 p0 rb ra p1 p0 (msb) (lsb) note: 4. set to p0 = 0 for potentiometer operations. x9271
7 fn8174.4 july 18, 2014 submit document feedback device description instructions five of the eight instructions are three bytes in length. these instructions are: ? read wiper counter register : read the current wiper position of the potentiometer. ? write wiper counter register : change current wiper position of the potentiometer. ? read data register : read the contents of the selected data register. ? write data register : write a new value to the selected data register. ? read status : this command returns the contents of the wip bit, which indicates if th e internal write cycle is in progress. see table 8 for details of the instruction set. the basic sequence of the 3-by te instruction is shown in figure 2 . these 3-byte instructions exchange data between the wcr and one of the data r egisters. a transfer from a data register to a wcr is essentially a write to a static ram, with the static ram cont rolling the wiper position. the response of the wiper to this action is delayed by t wrl . a transfer from the wcr (current wiper position) to a data register is a write to nonvolatile memory and takes a minimum of t wr to complete. the transfer can occur between one of the four pot entiometers and one of its associated registers, or it may occur globally, where the transfer occurs between all potentiometers and one associated register. the read st atus register instruction is the only unique format ( figure 3 ). two instructions require a 2-byte sequence to complete ( figure 4 ). these instructions transfer data between the host and the x9271; either between the host and one of the data registers, or directly between the host and the wiper counter register. these instructions are: ? xfr data register to wiper counter register: transfers the contents of one specified data register to the associated wiper counter register. ? xfr wiper counter register to data register: transfers the contents of t he specified wiper counter register to the associated data register. the final command is increment/decrement ( figures 5 and 6 ). it is different from the other commands, because its length is indeterm inate. once the command is issued, the master can clock the selected wiper up and/or down in one resistor segment step, thereby providing a fine- tuning capability to the host. for each sck clock pulse (t high ) while si is high, the selected wiper moves one resistor segment towards the r h terminal. similarly, for each sck clock pulse while si is low, the selected wiper moves one resistor segm ent towards the r l terminal. write-in-process (wip) bit the contents of the data registers are saved to nonvolatile memory when the cs pin goes from low to high after a complete write sequence is received by the device. the progress of this internal writ e operation can be monitored by the write-in-process bit (wip). the wip bit is read with a read status command. figure 2. three-byte instruction sequence (write) 0101 a1 a0 i3 i2 i1 i0 rb ra p0 scl si d7 d6 d5 d4 d3 d2 d1 d0 cs 00 id3 id2 id1 id0 device id internal instruction opcode address register address pot/bank address 00 p1 wcr[7:0] valid only when p1 = p0 = 0; or data register bit [7:0] for all values of p1 and p0 x9271
8 fn8174.4 july 18, 2014 submit document feedback figure 3. three-byte instruction sequence (read) figure 4. two-byte instruction sequence figure 5. increment/decrement instruction sequence 0101 a1 a0 i3 i2 i1 i0 rb ra p0 scl si d7 d6 d5 d4 d3 d2 d1 d0 cs 00 id3 id2 id1 id0 device id internal instruction opcode address register address pot/bank address 00 p1 wcr[7:0] valid only when p1 = p0 = 0; s0 x x x xx xx x don?t care or data register bit [7:0] for all values of p1 and p0 id3 id2 id1 id0 0 a1 a0 i3 i2 i1 rb ra p0 sck si cs 0101 device id internal instruction opcode address register 0 i0 0 p1 address pot/bank address 0 0 these commands only valid when p1 = p0 = 0 0 0101 a1 a0 i3 i2 i1 i0 ra rb p0 scl si cs 00 id3 id2 id1 id0 device id internal instruction opcode address register address pot/bank address 00 p1 0 i n c 1 i n c 2 i n c n d e c 1 d e c n 0 x9271
9 fn8174.4 july 18, 2014 submit document feedback instruction format read wiper counter register (wcr) write wiper counter register (wcr) figure 6. increment/decrement timing limits sck si v w inc/dec cmd issued t wrid voltage out table 8. instruction set instruction instruction set (1/0 = data is one or zero) operation i3 i2 i1 i0 rb ra p 1 p 0 read wiper counter register 10010 0 01/0r ead contents of wiper counter register. write wiper counter register 10100 0 01/0write new value to wiper counter register. read data register 10111/01/01/01/0r ead contents of data register pointed to by p1 - p0 and rb - ra. write data register 11001/01/01/01/0write new value to data register pointed to by p1 - p0 and rb - ra. xfr data register to wiper counter register 11011/01/00 0transfer contents of data register pointed to by rb - ra (bank 0 only) to wiper counter register. xfr wiper counter register to data register 11101/01/00 0transfer contents of wiper counter register to register pointed to by rb-ra (bank 0 only). increment/decrement wiper counter register 00100 0 0 0enable increment/decrement of the wiper counter register. read status (wip bit) 01010 0 0 1r ead status of internal write cycle by checking wip bit. cs falling edge device type identifier device addresses instruction opcode dr/bank addresses wiper position (sent by x9271 on so) cs rising edge 010100a1a010010000w c r 7 w c r 6 w c r 5 w c r 4 w c r 3 w c r 2 w c r 1 w c r 0 cs falling edge device type identifier device addresses instruction opcode dr/bank addresses data byte (sent by host on si) cs rising edge 010100a1a0 10100000w c r 7 w c r 6 w c r 5 w c r 4 w c r 3 w c r 2 w c r 1 w c r 0 x9271
10 fn8174.4 july 18, 2014 submit document feedback read data register (dr) write data register (dr) transfer wiper counter register (wcr) to data register (dr) transfer data register (dr) to wiper counter register (wcr) ( notes 5 , 6 ) increment/decrement wiper counter register (wcr) ( notes 5 , 6 , 7 , 8 , 9 ) read status register (sr) ( note 5 ) cs falling edge device type identifier device addresses instruction opcode dr/bank addresses data byte (sent by x9271 on so) cs rising edge 0 1 0 100a1a01011rbrap1 p0 d7d 6d5d4d3d2d1d0 cs falling edge device type identifier device addresses instruction opcode dr/bank addresses data byte (sent by host on si) cs rising edge high-voltage write cycle 0 1 0 1 0 0a1a01 1 0 0rbrap1 p0 d7d 6d5d4d3d2d1d0 cs falling edge device type identifier device addresses instruction opcode dr/bank addresses cs rising edge high-voltage write cycle 0 1 0 1 00a1 a01110 rb ra 0 0 cs falling edge device type identifier device addresses instruction opcode dr/bank addresses cs rising edge 0 1 0 1 00 a1 a0 1101rb ra 0 0 cs falling edge device type identifier device addresses instruction opcode dr/bank addresses increment/decrement (sent by master on sda) cs rising edge 0 1 0 1 0 0 a1 a0 0 0 1 0 x x 0 0 i/d i/d . . . . i/d i/d cs falling edge device type identifier device addresses instruction opcode dr/bank addresses data byte (sent by x9271 on so) cs rising edge 010100a1 a0 010100010000000 wip notes: 5. ?a1 ~ a0?: stands for the device addresses sent by the master. 6. wcrx refers to wiper position data in the wiper counter register. 7. ?i?: stands for the increment operation. si held high during active sck phase (high). 8. ?d?: stands for the decrement operation. si held low during active sck phase (high). 9. ?x:?: don?t care. x9271
11 fn8174.4 july 18, 2014 submit document feedback absolute maximum rati ngs thermal information temperature under bias . . . . . . . . . . . . . . . . . . . . .-65c to +135c voltage on sck, any address input, with respect to vss. . . . . . . . . . . . . . . . . . . . . . . . . . . -1v to +7v ? v = |(vh - vl)| . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5.5v i w (10 seconds) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6ma supply voltage (v cc ) limits: x9271 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5v 10% x9271-2.7. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.7v to 5.5v recommended operating conditions temperature range (commercial). . . . . . . . . . . . . . . . 0c to +70c temperature range (industrial) . . . . . . . . . . . . . . . . -40c to +85c maximum storage temperature range . . . . . . . . . .-65c to +150c maximum lead temperature (soldering 10s) . . . . . . . . . . . . +300c pb-free reflow profile. . . . . . . . . . . . . . . . . . . . . . . . . . . see tb493 caution: do not operate at or near the maximum ratings listed fo r extended periods of time. exposure to such conditions may adv ersely impact product reliability and result in failures not covered by warranty. analog characteristics across recommended industrial operating c onditions unless otherwise specified. symbol parameter limits test conditions min ( note 17 )typ max ( note 17 )units r total end to end resistance 50 k u version end to end resistance to l e r a n c e 20 % power rating 50 mw +25c, each pot i w wiper current 3 ma r w wiper resistance 300 wi w = 3ma at v cc = 3v r w wiper resistance 150 wi w = 3ma at v cc = 5v v term voltage on any r h or r l pin v ss v cc vv ss = 0v noise -120 dbv ?? hz ref: 1v resolution 0.4 % absolute linearity ( note 10 ) 1 mi ( note 12 ) r w(n)(actual) - r w(n)(expected) ( note 14 ) relative linearity ( note 11 ) 0.2 mi ( note 12 ) r w(n + 1) - [r w(n) + mi ] ( note 14 ) temperature coefficient of r total 300 ppm/ ? c ratiometric temp. coefficient 20 ppm/c c h /c l /c w potentiometer capacitance 10/10/25 pf see macro model notes: 10. absolute linearity is used to determine actual wiper voltage ve rsus expected voltage as determi ned by wiper position when us ed as a potentiometer. 11. relative linearity is used to determine actual change in vo ltage between two successive tap positions when used as a potentiometer. it is a measure of the error in step size. 12. mi = rtot / 255 or (r h - r l ) / 255, single pot. 13. during power-up, v cc > v h , v l , and v w . 14. n = 0, 1, 2, ?,255; m = 0, 1, 2, ?., 254. x9271
12 fn8174.4 july 18, 2014 submit document feedback endurance and da ta retention capacitance power-up timing a.c. test conditions notes: 15. this parameter is not 100% tested. 16. t pur and t puw are the delays required from the time the (last) power supply (v cc -) is stable until the specific instruction can be issued. these parameters are periodically sampled and are not 100% tested. 17. compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design. d.c. operating characteristics across the recommended operating conditi ons unless otherwise specified. symbol parameter limits test conditions min ( note 17 )typ max ( note 17 )units i cc1 v cc supply current (active) 400 a f sck = 2.5mhz, so = open, v cc = 6v other inputs = v ss i cc2 v cc supply current (nonvolatile write) 15maf sck = 2.5mhz, so = open, v cc = 6v other inputs = v ss i sb v cc current (standby) 3 a sck = si = v ss , addr. = v ss , cs = v cc = 6v i li input leakage current 10 a v in = v ss to v cc i lo output leakage current 10 a v out = v ss to v cc v ih input high voltage v cc x 0.7 v cc + 1 v v il input low voltage -1 v cc x 0.3 v v ol output low voltage 0.4 v i ol = 3ma v oh output high voltage v cc - 0.8 v i oh = -1ma, v cc ? +3v v oh output high voltage v cc - 0.4 v i oh = -0.4ma, v cc ? +3v parameter min. ( note 17 ) units minimum endurance 100,000 data changes per bit per register data retention 100 years symbol test max. ( note 17 ) units test conditions c in/out ( note 15 ) input / output capacitance (si) 8 pf v out = 0v c out ( note 15 ) output capacitance (so) 8 pf v out = 0v c in ( note 15 ) input capacitance (a0, cs , wp , hold , and sck) 6 pf v in = 0v symbol parameter min. ( note 17 ) max. ( note 17 ) units t r v cc ( note 15 )v cc power-up rate 0.2 50 v/ms t pur ( note 16 ) power-up to initiation of read operation 1 ms t puw ( note 16 ) power-up to initiation of write operation 50 ms input pulse levels v cc x 0.1 to v cc x 0.9 input rise and fall times 10ns input and output timing level v cc x 0.5 x9271
13 fn8174.4 july 18, 2014 submit document feedback equivalent a.c. load circuit 5v 1462 100pf so pin r h 10pf c l c l r w r total c w 25pf 10pf r l spice macromodel 2714 3v 1382 ? 100pf so pin 1217 ? symbol parameter min max units f sck ssi/spi clock frequency 2.5 mhz t cyc ssi/spi clock cycle time 500 ns t wh ssi/spi clock high time 200 ns t wl ssi/spi clock low time 200 ns t lead lead time 250 ns t lag lag time 250 ns t su si, sck, hold and cs input setup time 50 ns t h si, sck, hold and cs input hold time 50 ns t ri si, sck, hold and cs input rise time 2 s t fi si, sck, hold and cs input fall time 2 s t dis so output disable time 0 250 ns t v so output valid time 200 ns t ho so output hold time 0 ns t ro so output rise time 100 ns t fo so output fall time 100 ns t hold hold time 400 ns t hsu hold setup time 100 ns t hh hold hold time 100 ns t hz hold low to output in high z 100 ns t lz hold high to output in low z 100 ns t i noise suppression time constant at si, sck, hold and cs inputs 10 ns t cs cs deselect time 2 s t wpasu wp , a0 setup time 0 ns t wpah wp , a0 hold time 0 ns high-voltage write cycle timing symbol parameter typ max units t wr high-voltage write cycle time (store instructions) 5 10 ms x9271
14 fn8174.4 july 18, 2014 submit document feedback timing diagrams input timing output timing xdcp timing symbol parameter min max units t wrpo wiper response time after third ( last) power supply is stable 5 10 s t wrl wiper response time after instructi on issued (all load instructions) 5 10 s symbol table waveform inputs outputs must be steady will be steady may change from low to high will change from low to high may change from high to low will change from high to low don?t care: changes allowed changing: state not known n/a center line is high impedance ... cs sck si so msb lsb high impedance t lead t h t su t fi t cs t lag t cyc t wl ... t ri t wh ... cs sck so si addr msb lsb t dis t ho t v ... x9271
15 fn8174.4 july 18, 2014 submit document feedback hold timing xdcp timing (for all load instructions) write protect and device address pins timing ... cs sck so si hold t hsu t hh t lz t hz t hold t ro t fo ... cs sck si msb lsb vwx t wrl ... so high impedance cs wp a0 a1 t wpasu t wpah (any instruction) x9271
16 fn8174.4 july 18, 2014 submit document feedback applications information basic configurations of electronic potentiometers v r rw +v r i 3-terminal potentiometer; variable voltage divider 2-terminal variable resistor; variable current application circuits figure 7. noninverting amplifier figure 8. voltage regulator figure 9. offset voltage adjustment figure 10. comparator with hysteresis + ? v s v o r 2 r 1 v o = (1+r 2 /r 1 )v s r 1 r 2 i adj v o (reg) = 1.25v (1+r 2 /r 1 )+i adj v o (reg) v in 317 + ? v s v o r 2 r 1 100k 10k 10k 10k -12v +12v tl072 v ul = {r 1 /(r 1 +r 2 )} v o (max) rl l = {r 1 /(r 1 +r 2 )} v o (min) + ? v s v o r 2 r 1 } } x9271
17 all intersil u.s. products are manufactured, a ssembled and tested utilizing iso9001 quality systems. intersil corporation?s quality ce rtifications can be viewed at www.intersil.com/design/quality intersil products are sold by description only. intersil corpor ation reserves the right to make changes in circuit design, soft ware and/or specifications at any time without notice. accordingly, the reader is cautioned to verify that data sheets are current before placing orders. information furnishe d by intersil is believed to be accurate and reliable. however, no responsibility is assumed by intersil or its subsidiaries for its use; nor for any infringements of paten ts or other rights of third parties which may result from its use. no license is granted by implication or otherwise under any patent or patent rights of intersil or its subsidiari es. for information regarding intersil corporation and its products, see www.intersil.com fn8174.4 july 18, 2014 submit document feedback figure 11. attenuator figure 12. filter figure 13. inverting amplifier figure 14. equivalent l-r circuit figure 15. function generator application circuits (continued) + ? v s v o r 3 r 1 v o = g v s -1/2 ? g ? +1/2 r 2 r 4 r 1 = r 2 = r 3 = r 4 = 10k ? g o = 1 + r 2 /r 1 fc = 1/(2 ? rc) + ? v s r 2 r 1 r c v o + ? v s v o r 2 r 1 } } v o = g v s g = - r 2 /r 1 z in = r 2 + s r 2 (r 1 + r 3 ) c 1 = r 2 + s leq (r 1 + r 3 ) >> r 2 + ? v s r 2 c 1 r 1 r 3 z in + ? r 2 + ? r 1 } } r a r b frequency ? r 1 , r 2 , c amplitude ? r a , r b c x9271
18 fn8174.4 july 18, 2014 submit document feedback x9271 package outline drawing m14.173 14 lead thin shrink small outline package (tssop) rev 3, 10/09 detail "x" side view typical recommended land pattern top view b a 17 8 14 c plane seating 0.10 c 0.10 c b a h pin #1 i.d. mark 5.00 0.10 4.40 0.10 0.25 +0.05/-0.06 6.40 0.20 c b a 0.05 0-8 gauge plane see 0.90 +0.15/-0.10 0.60 0.15 0.09-0.20 5 2 3 1 3 1.00 ref 0.65 1.20 max 0.25 0.05 min 0.15 max (1.45) (5.65) (0.65 typ) (0.35 typ) detail "x" 1. dimension does not include mold flash, protrusions or gate burrs. mold flash, protrusions or gate burrs shall not exceed 0.15 per side. 2. dimension does not include interlead flash or protrusion. interlead flash or protrusion shall not exceed 0.25 per side. 3. dimensions are measured at datum plane h. 4. dimensioning and tolerancing per asme y14.5m-1994. 5. dimension does not include dambar protrusion. allowable protrusion shall be 0.80mm total in excess of dimension at maximum material condition. minimum space between protrusion and adjacent lead is 0.07mm. 6. dimension in ( ) are for reference only. 7. conforms to jedec mo-153, variation ab-1. notes: end view

▲Up To Search▲

Price & Availability of X9271UV14IZ-27T1

	To Download X9271UV14IZ-27T1 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .